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Abstract
Scientific applications are often irregular and characterized by
large computationally-intensive parallel loops. Dynamic loop schedul-
ing (DLS) techniques can be used to improve the performance of
computationally-intensive scientific applications via load balancing of
their execution on high-performance computing (HPC) systems. Iden-
tifying the most suitable choices of data distribution strategies, system
sizes, and DLS techniques which improve the performance of a given
application, requires intensive assessment and a large number of ex-
ploratory native experiments (using real applications on real systems),
which may not always be feasible or practical due to associated time
and costs. In such cases, to avoid the execution of a large volume of ex-
ploratory native experiments, simulative experiments which are faster
and less costly are more appropriate for studying the performance
of applications for the purpose of optimizing it. This motivates the
question of ‘How realistic are the simulations of executions of scientific
applications using DLS on HPC platforms?’ In the present work, a
methodology is devised to answer this question It involves the experi-
mental verification and analysis of the performance of DLS in scientific
applications. The proposed methodology is employed for a computer
vision application executing using four DLS techniques on two dif-
ferent HPC platforms, both via native and simulative experiments.
Moreover, the evaluation and the analysis of the native and simula-
tive results indicate that the accuracy of the simulative experiments
is strongly influenced by the values obtained by the chosen approach
used to extract the computational effort of the application (FLOP- or
time-based), the choice of application model representation into simu-
lation (data or task parallel), and the choice of HPC subsystem models
available in the simulator (multi-core CPUs, memory hierarchy, and
network topology). Further insights into the native performance on
two HPC platforms one versus the other, the simulated performance
using the two SimGrid interfaces, one versus the other, and the na-
tive versus the simulated performance for each of the simulated HPC
platforms, are also presented and discussed. The minimum and the
maximum percent errors achieved between native and simulative ex-
periments are 0.95% and 8.03%, respectively.
Keywords. Dynamic loop scheduling; Self-scheduling; Parallel spin-image;
Simulation; Performance; MSG; SimDag.
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1 Introduction
In scientific applications, loops are prevalent and represent the primary source
of parallelism, most of the application execution time being spent executing
loops. Loops of scientific applications typically have a large number of itera-
tions. During the execution of loop iterations, an imbalanced load execution
due to problem, algorithmic or systemic characteristics, may result in a per-
formance degradation of the entire application. Static and dynamic loop
scheduling (DLS) techniques play an essential role in improving the perfor-
mance of scientific applications. These techniques balance the assignment
and the execution of different loop iterations across the available comput-
ing units. Hence, this balancing maximizes the application’s performance.
Throughout the present work, a loop iteration refers to a task, both terms be-
ing used interchangeably. Identifying the best choices among available DLS
techniques for a given application requires intensive assessment and a large
number of native experiments1. This significant amount of experiments may
not always be feasible or practical due to their associated time and costs.
Simulation mitigates such costs and, therefore, has been shown to be more
appropriate to study the performance for the purpose of optimizing it.
The performance of scientific applications is commonly studied natively
on real high performance computing (HPC) platforms or using simulators,
with simple and straightforward loop scheduling techniques being consid-
ered. However, to promote the trustworthiness of the performance insights
obtained via simulation, the simulated performance of an application should
be studied, analyzed and compared to the native performance of the ap-
plication. An important source of uncertainty in the performance results
obtained via simulation is the degree of trustworthiness in simulation. At-
taining a high degree of trustworthiness eliminates this source for the present
and further experiments with more complex scheduling techniques and with
variable processor and network availabilities. The absence of such analyses
motivates the question of ‘How realistic are the simulations of executions of
scientific applications using DLS on HPC platforms? ’
In the present work, a methodology is proposed to experimentally verify
and analyze the performance of scientific applications using DLS both, na-
tively and via simulation in an effort to answer the above question. A review
1Native experimentation is oftentimes also referred to as “direct” or “bare metal” ex-
perimentation in the literature, and denotes experiments using real applications on real
computing systems
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of DLS techniques can be found in the literature [1]. The proposed method-
ology is built upon three perspectives of comparison of the results of na-
tive and simulative experiments: native-to-native, simulative-to-simulative,
and simulative-to-native. Through the first perspective, the performance of
an application executed on different parallel and distributed platforms us-
ing different DLS techniques is examined and compared. This comparison
is essential to understand the main characteristics of the application and
the application sensitivity to different hardware specifications of the HPC
platforms. In the second comparison perspective, the representation of the
application and the platform characteristics are used in different simulators
which implement DLS techniques. The simulated performance of the ap-
plication is compared among the different available DLS techniques. Given
that the simulators use the same application and platform characteristics,
this comparison allows a better assessment of the simulator’s influence on
the performance. In the third perspective, the performance of the native ex-
periments is compared against the one of the simulative experiments. Based
on the information obtained from the first two comparisons, this comparison
is to verify and justify the level of the agreement between the results of native
and simulative experiments.
The proposed methodology is applied to an application from computer
vision. This application uses the parallel spin-image algorithm (PSIA) [2],
an enhanced version of the well-known spin-image algorithm (SIA) [3]. This
algorithm has various applications, such as, 3D object recognition, catego-
rization, and face recognition. The usage of the PSIA is considered as an
example of scientific applications where the performance of a single large
loop dominates the entire execution of the application. Loop scheduling tech-
niques have the potential to enhance the performance of the PSIA [4]. In
this work, the performance of the PSIA using different loop scheduling tech-
niques, namely static (STATIC), self-scheduling (SS) [5], fixed size chunk-
ing (FSC) [6], guided self-scheduling (GSS) [7], and factoring (FAC) [8], is
analyzed, both natively on two HPC platforms (miniHPC and Taurus), and
via two SimGrid (SG) [9] simulation interfaces: MetaSimGrid (SG-MSG)
and SimDag (SG-SD).
The present work makes the following contributions: (1) Offers a method
for obtaining high confidence in the results obtained both, natively and via
simulation; (2) Provides an experimental verification and validation of the
use of the different SG interfaces to represent the application loop character-
istics for the purpose of developing and testing DLS techniques in simulation;
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(3) Evaluates the usefulness of using the floating point operations (FLOP)
count vs. time-based measurements to represent the application character-
istics in simulation; and (4) The results of the verification and the analysis
strongly indicate that the absence of modern CPU and memory models in
SG may adversely influence the close agreement between native and simu-
lative experimental results, and thus, the relevance of the insights reported
regarding the application performance in simulation.
The rest of this work is organized as follows. In Section 2, a review is
presented of the selected DLS techniques, the SG simulation toolkit, as well
as of the relevant research efforts regarding the use of simulation in perfor-
mance studies of loop scheduling techniques. The description of the selected
parallel application and HPC systems is given in Section 3. The proposed
methodology for experimental verification and analysis of DLS is introduced
and discussed in Section 4. The experimental results of executing PSIA us-
ing DLS, both natively and via simulation are presented and discussed in
Section 5. The conclusions and the potential future work are outlined in
Section 6.
2 Background and Related Work
This section consists of three parts. The first two parts discuss essential
concepts concerning the loop scheduling techniques and the SG simulation
toolkit. The last part includes a review of the relevant research efforts on the
use of simulation in studying the performance of loop scheduling techniques.
Loop scheduling. There are two main categories of loop scheduling tech-
niques: static and dynamic. The essential difference between static and dy-
namic loop scheduling is the time when the scheduling decisions are taken.
Static scheduling techniques, such as block, cyclic, and block-cyclic [10], di-
vide and assign the loop iterations (or tasks) across the processing elements
before the loop executes. The tasks division and assignment do not change
during execution. In this work, block scheduling is considered and is denoted
as STATIC.
Dynamic loop scheduling (DLS) techniques divide and self-schedule the
loop iterations during the execution of the loop. As a result, DLS techniques
balance the execution of the loop iterations at the cost of increased overhead
compared to the static techniques. DLS techniques consider independent
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loop iterations (or independent tasks) of applications. For dependent tasks,,
several loop transformations, such as loop peeling, loop fission, loop fusion,
and loop unrolling can be used to eliminate loop dependencies [11]. DLS
techniques can be categorized as non-adaptive and adaptive. During the
application execution, the non-adaptive techniques calculate the chunk sizes
based on certain parameters that can be obtained prior to the application
execution. The adaptive DLS techniques exploit during execution the latest
information on the state of both the application and the system to predict
the next sizes of the chunks of the iterations to be executed. In highly
irregular environments, the adaptive DLS techniques balance the execution
of the loop iterations significantly better than the non-adaptive techniques.
However, adaptive techniques may result in significant scheduling overhead
compared to the non-adaptive techniques and are, therefore, recommended
in cases characterized by highly imbalanced execution.
This work considers the non-adaptive DLS techniques while the adaptive
techniques are planned as future work. In particular, SS [5], FSC [6], GSS [7],
and FAC [8] are used herein. SS [5] is one of the simplest DLS techniques.
When a processing element becomes free and available, it retrieves a single
loop iteration from a central work queue. In general, SS can achieve a high
load balancing between all processing elements. However, this advantage is
at the cost of higher execution overhead compared to other DLS techniques.
FSC [6] avoids the large overhead of single loop iterations being retrieved at
a time by grouping iterations into chunks at each scheduling round. In FSC,
the chunk size is fixed and plays a critical role in determining the performance
of this technique. FSC needs profiling to obtain certain information such as
the mean of iterations’ assignment overheads and the standard deviation of
loop iteration execution times. GSS [7] and FAC [8] are improvements to
SS in terms of decreased scheduling overhead at decreased load balancing.
GSS divides the total number of loop iterations into decreasing-sized chunks.
Upon a work request, the remaining loop iterations are divided by the to-
tal number of processing elements. FAC improves GSS by scheduling the
loop iterations in batches of equal-sized chunks. The initial chunk size of
GSS is usually larger than the size of the initial chunk using FAC. If more
time-consuming loop iterations are at the beginning of the loop, FAC bal-
ances the execution better than GSS. The chunk calculation in FAC is based
on probabilistic analysis to balance the load among the processes, depending
on the prior knowledge of the mean and the standard deviation of the loop
iterations execution times. Due to the fact that loop characteristics are not
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known apriori and typical loop characteristics that can cover many probabil-
ity distributions, a practical implementation of FAC was suggested [8] that
assigns half of the remaining work in a batch. This work considers this prac-
tical implementation. Compared to STATIC and SS, GSS and FAC provide
better trade-offs between load balancing and scheduling overhead.
SimGrid simulation toolkit. SG [9] is a well-known toolkit based on
event-based simulation. It supports the development of parallel and dis-
tributed applications in homogeneous/heterogeneous parallel and distributed
environments. SG has been selected for the current work due to its reliabil-
ity and its active support in the community. SG has three main interfaces:
SG-MSG, SG-SD, and SG-SMPI. SG-MSG is used for the simulation of inde-
pendent tasks. SG-SD supports simulation of tasks that have dependencies
and represented as directed acyclic graphs (DAGs). SG-SMPI is designed to
simulate applications written using the message passing interface (MPI).
Related work on DLS in simulation. Two interfaces of SG, SG-MSG and
SG-SD, were used to implement various DLS techniques. For instance, eight
DLS techniques were implemented using the SG-MSG interface in the litera-
ture [12]: five non-adaptive, SS, FSC [6], GSS [7], FAC [8], and weighted fac-
toring (WF) [13], and three adaptive techniques, adaptive factoring (AF) [14],
adaptive weighted factoring (AWF-B and AWF-C) [15]. The weak scalability
of these DLS techniques was assessed in the presence of certain load imbal-
ance sources (algorithmic and systemic). The robustness of the same DLS
techniques implemented using SG-MSG was also studied [16]. Moreover,
the resilience of these DLS techniques on a heterogeneous computing sys-
tem was studied using the SG-MSG interface [17]. Another research effort
used the SG-MSG interface to reproduce certain experiments of DLS tech-
niques [18]. Therein, a successful reproduction of the past DLS experiments
was presented. The results were compared to the experiments from the past
to verify the implementation of the DLS techniques. A similar approach of
verifying the implementation of certain DLS techniques via reproduction was
proposed using the SG-SD interface [19]. The present work aims to assess
the usefulness of these two SG interfaces for achieving realistic simulations
of scientific applications scheduled using the DLS implemented in SG.
Related work on performance prediction. A method was introduced
for predicting the performance of dynamic load balancing techniques of geo-
physics applications using SG [20]. In several geophysics applications, the
level of the over-decomposition of the input domain and the chosen load bal-
ancing technique are key factors to achieve the desired performance. How-
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ever, the evaluation process of the possible combinations of these two ele-
ments is not feasible in many cases due to its time and resource consum-
ing process. Therefore, the SMPI interface of the SimGrid [9] simulation
toolkit is extended to support the Charm++’s adaptive message passing in-
terface (AMPI) [21]. This extension is referred to SAMPI. The main idea is
to port any MPI application to the AMPI library, then for once, the AMPI
application is executed to obtain a time-independent trace [22]. The SAMPI
replayed the acquired trace using different load balancing techniques. The
time needed for this replay is small compared to executing the real applica-
tion. The accuracy of this replay is subject to the accuracy of the hybrid
flow-level network models of SimGrid [23]. This method relies on porting ap-
plications to the AMPI library which may require certain developing efforts.
AMPI uses the concept of processor virtualization that is argued in [24] to
have no overhead. However, there is a broad range of scientific applications
that directly implement DLS techniques to balance the execution load. The
methodology presented in the present work addresses the same concerns as
Tesser et al. [20] given that the evaluation of different load balancing tech-
niques is time- and resource-consuming.
3 Selected Parallel Application and Parallel
Computing Systems
In this section, the application of interest and the computing systems under
test are introduced.
3.1 The parallel application - PSIA
The application considered in this work is an application from the computer
vision domain, namely, the parallel spin-image algorithm (PSIA) [2]. The
SIA is a computationally-intensive application. The core computation of
the SIA is the generation of the 2D spin-images. The PSIA exploits the
fact that spin-images generations are independent of each other. The size
of a single spin-image is small (200 bytes) and fits in the lower level (L1)
cache. Therefore, the memory subsystem has an impact on the application
performance.
A pseudocode of the PSIA [4] is described in Algorithm 1. According
to Algorithm 1, lines 10 and 13, the amount of computations to generate
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Algorithm 1: Spin-image calculation algorithm [4]
1 adCalculateSpinImages (W, B, S, OP, M, spinImages, start, end)
Inputs : W: image width, B: bin size, S: support angle,
OP: list of oriented points, M: number of oriented points,
spinImages: list of spin-images to be filled
2 for imageCounter = start → end do
3 P = OP[imageCounter]
4 tempSpinImage[W, W]
5 init(tempSpinImage)
6 for j = 0 → M do
7 X = OP[j]
8 npi = getNormal(P)
9 npj = getNormal(X)
10 if acos(npi · npj) ≤ S then
11 k =
⌈
W/2− npi · (X − P )
B
⌉
12 l =
⌈ √||X − P ||2 − (npi · (X − P ))2
B
⌉
13 if 0 ≤ k < W and 0 ≤ l < W then
14 tempSpinImage[k, l]++
15 end
16 end
17 end
18 add(spinImages, tempSpinImage)
19 end
spin-images is data-dependent and not identical over all the spin-images gen-
erated from the same object. This introduces an algorithmic source of load
imbalance among the parallel processes generating the spin-images. The per-
formance of the PSIA has been previously enhanced by using non-adaptive
DLS techniques to balance the load between the parallel processes [4]. Using
DLS improved the performance of the PSIA by a factor of 1.2 and 2 for homo-
geneous and heterogeneous computing systems. The number of spin-images
generated by each process is governed by the start and end variables in
10
Algorithm 1, line 2. These variables represent the lower and upper bound of
the indices of the images generated by a process, and the difference between
them represents the chunk size calculated by the selected DLS technique.
3.2 The parallel computing systems
The miniHPC system The miniHPC is a high performance computing
cluster of the Department of Mathematics and Computer Science at Univer-
sity of Basel, Switzerland. It consists of 26 compute nodes, a login node, and
a storage node. The miniHPC cluster has a theoretical peak performance
of 30 TFLOP/s . For the experimental studies in this work, 22 dual-socket
nodes are used. Each node has two Intel Broadwell CPUs. The four remain-
ing compute nodes have standalone Intel Xeon Phi processors. The software
and hardware characteristics of the Broadwell partition of the miniHPC sys-
tem are listed in Table 1.
The Taurus system Taurus is a Bull HPC system at the Technische Uni-
versita¨t Dresden, Germany. It comprises 2, 085 nodes with a total theoretical
peak performance of 2, 087 TFLOP/s . For the experimental studies in this
work, 22 dual-socket Intel Broadwell nodes are used. The software and hard-
ware characteristics of the Broadwell partition of Taurus are listed in Table 1.
3.3 Performance characterization of PSIA
To test the application performance on both HPC platforms from Table 1, the
application is executed to generate 400,000 spin-images from the Ramesses
object [25] using 352 processes on 22 compute nodes. The application is
configured and bounded to use 16 cores on each node, to leave the rest of
the cores for the operating system and other system-related processes. Each
MPI process is pinned to a single core among the cores of the two available
processor sockets (16 processes on two sockets, 8 per socket) to uniformly
scatter the processes among the two non-uniform memory access (NUMA)
domains and to avoid memory contention on a single NUMA domain. Each
execution is repeated 20 times to obtain representative results. The coeffi-
cient of variation (c.o.v.) of the processes finishing times of the parallel loop
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Table 1: The characteristics of the HPC systems
Parameter
Broadwell partition
of miniHPC
Broadwell partition
of Taurus
Operating system
CentOS Linux
release 7.2.1511
Red Hat Enterprise Linux
Server release 6.9
Job scheduler Slurm v. 17.02.7 Slurm v. 16.05.7
MPI
Intel MPI
v. 2017 update 1
Intel MPI
v. 2017 update 1
File system NFS4 NFS4
Number of nodes 22 32
Processor
Intel Xeon
E5-2640 v4
Intel Xeon
E5-2680 v4
Number of sockets 2 2
Cores per socket 10 14
Hyper-threading enabled disabled
Operating frequency 2.4 – 3.4 GHz 2.4 GHz
Peak performance
per core
38.4 – 54.4 GFLOP/s 38.4 GFLOP/s
L1 cache 32 KB per core 32 KB per core
L2 cache 256 KB per core 256 KB per core
L3 cache 25 MB per socket 35 MB per socket
RAM 64 GB per node 64 GB per node
Topology non-blocking fat tree non-blocking fat tree
Interconnection Intel Omni-Path Inifiniband FDR
Bandwidth 100 Gbit/s 54.4 Gbit/s
Latency 100 ns 700 ns
is used as a measure of the load imbalance [8]. The c.o.v. is defined as
c.o.v. =
σ
µ
, (1)
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where σ is the standard deviation of the processes’ parallel loop finishing
times and µ is their average. The c.o.v. is unitless and is bounded by
0 ≤ c.o.v. ≤
√
(P − 1), (2)
where P is the number of processes [26]. To quantify load imbalance in PSIA,
the finishing times of the processes are measured and the c.o.v. of these times
is calculated.
The results of executing PSIA with the two load balancing extremes,
STATIC and SS, are shown in Table 2. The application execution time is
denoted by Tpar and the parallel loop execution time is denoted by T
loop
par .
The results show that using SS achieved a balanced load execution with a
c.o.v. of 0.003 compared to 0.022 with STATIC on miniHPC. Even though
the c.o.v. values achieved by SS and STATIC are relatively small, the c.o.v.
value achieved by SS is one order of magnitude lower than that of STATIC,
which indicates an improved load balance. Similarly, the load balancing
using SS on Taurus achieved a better performance than withSTATIC.
Table 2: The performance of the PSIA using STATIC and SS scheduling.
PSIA is configured to run with 352 processes to generate 400,000 spin-images.
The median of 20 repetitions of each experiment is reported.
HPC system miniHPC Taurus
Loop scheduling STATIC SS STATIC SS
Tpar (s) 113.935 110.111 181.516 177.890
T looppar (s) 109.061 106.078 174.702 172.357
C.o.v. 0.022 0.003 0.030 0.005
4 Methodology for
Experimental Verification and Analysis
In this section, the proposed approach to analyze the application perfor-
mance on different platforms is presented. In addition, this section describes
how to extract the application and the platform characteristics and how to
represent them in simulation. The experimental verification methodology of
the simulative execution of the application is described next.
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4.1 Extraction of application and platform character-
istics
Characterizing the behavior of a parallel application on an HPC system
can be challenging as it involves the representation of two major compo-
nents that contribute to its performance: (1) The application representa-
tion; and (2) The HPC system. Using the approach introduced in an earlier
work [27], the representation of the computing system can be verified via
a separation of the application representation by using the SG-SMPI in-
terface. The SG-SMPI interface simulates the execution of native message
passing interface (MPI) codes on a simulated computing platform. Both the
native and simulative executions using SG-SMPI share the application’s na-
tive code. The difference between the native execution and the simulative
SG-SMPI-based execution is the computing system component. The repre-
sentation of the computing system can be verified by comparing the native
and SG-SMPI simulative performance results. The SG-SMPI simulation pro-
duces a special type of text-based execution trace called time independent
trace (TiT) [22]. The TiT contains a trace of the application execution as a
series of computation and communication events, with their amounts spec-
ified in FLOP and bytes, respectively. The TiT is used to understand the
application flow and to represent the application in the SG-MSG/SG-SD
interfaces. The same computing system representation used earlier in the
SG-SMPI simulation is used for the SG-MSG/SG-SD simulations. The per-
formance results of the SG-MSG/SG-SD simulations are compared to the
native execution results to verify the application representation.
The amount of work contained in each iteration of the loop is measured
using PAPI [28]. The FLOP count obtained with PAPI is used to represent
the amount of work in each iteration in SG-MSG/SG-SD. The core speed
needs to be estimated to obtain more accurate simulation results, due to the
fact that the application does not execute at the theoretical peak perfor-
mance. The core speed is calculated by measuring the loop execution time
in a sequential run to avoid any parallelization or communication overhead.
The sum of the total number of FLOP in all iterations is divided by the mea-
sured loop execution time to estimate the core processing speed. This core
speed is used in the SG platform file to represent the computing system
core speed in processing the application loop iterations.
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4.2 Employing DLS in native and simulative execu-
tions
In a recent work [4], DLS has been used to balance the load of PSIA appli-
cation executing on homogeneous and heterogeneous computing platforms.
The performance of the PSIA was studied using strong and weak scalability
on more than 300 heterogeneous cores. Using DLS enhanced the performance
of PSIA by a factor of 1.2 and 2 compared to STATIC, for homogeneous and
heterogeneous platforms, respectively.
4.3 Simulation of PSIA
MSG simulation. The SG-MSG module implements a master-worker
execution model. Two-sided communication is used for information ex-
change between master and workers. This characteristic fits perfectly
the demands of studying scheduling algorithms using a central entity for
coordination of the work distribution. However, in this work an approach
that coordinates the distribution of work via common state information held
in memory is investigated. Instead of using a central entity and two-sided
communication, the access to the state information needed for scheduling
decisions is achieved via one-sided communication. Therefore, the master
in the SG-MSG representation of the PSIA application represents this state
information. Whenever a worker is available or becomes idle, it makes a
request to the master before computing the next chunk size. This request
represents the remote memory access.
SimDag simulation. In SG-SD, the applications are represented as
directed acyclic graph (DAG) of tasks. Dependencies can be added between
tasks to represent execution precedence. Tasks can be computation tasks or
communication tasks. To represent the PSIA application, each loop iteration
is represented as a computation task. The amount of work in a computa-
tional task is equal to the FLOP counted by PAPI for the corresponding
loop iteration. The FLOP count of all iterations is read from a file to create
computational tasks in simulation that represent loop iterations. Whenever
a process is available, the scheduler calculates a chunk size and allocates
it to this process. A computation and a communication tasks are created
at each scheduling step to represent the scheduling overhead in calculating
a chunk size and the communication with the requesting process. The
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amount of work contained in the tasks denoting the computation scheduling
overhead is acquired with PAPI to count the FLOP in the functions that
calculate and assign chunks of work in the native code. The amount of
communication in the tasks denoting the scheduling overhead is equal to
four bytes, which represents the communication of one integer (chunk size).
The DLS implementation in SG was verified in previous work [19].
SimGrid platform files. The characteristics of the computing platform are
provided to the simulator using an XML file, called the platform file. Each
computing node is represented a host in the platform file. The number
of cores of a host is equal to the number of cores in a node of the computing
platform (20 cores per node in miniHPC and 28 cores per node in Taurus).
The core speed calculation is described in Section 4.1 for both platforms.
The core speeds are found to be 0.705 GFLOP/s and 0.439 GFLOP/s for
miniHPC and Taurus, respectively. Both platforms use the non-blocking fat
tree topology with different parameters to describe the number of fat tree
levels, nodes, and links. The link bandwidth and latency are also specified
in the platform files of the two systems. The SG-based calibration pro-
cedure [29] is used to calibrate the representations of both platforms to bet-
ter adjust the network bandwidth and latency in their respective platform
files.
4.4 Experimental verification and analysis
Three perspectives of comparisons are taken in this work to analyze the
performance of the PSIA in native and simulative executions as depicted in
Figure 1. Through the first perspective, the native performance of the PSIA
on both HPC platforms is compared. This comparison allows the analysis
of how the native platform characteristics influence the performance of the
application for the DLS techniques considered. In the second perspective,
the performance of the simulative executions from SG-MSG and SG-SD is
compared to evaluate how the application representation (using data or task
parallelism) can affect the simulative results. Through the third perspective,
the native and simulative results are compared to answer: ‘How realistic are
the simulations of executions of scientific applications using DLS on HPC
platforms?’. The first and the second comparisons are prerequisites for the
third comparison, to understand the application characteristics (first) and to
evaluate the effect of the application representation on the simulative results
16
(second).
To compare which interface better predicts the performance of the appli-
cation of interest, the performance of the native and the simulated application
from the SG-MSG simulation and the SG-SD simulation is compared. The
percent error %E between native performance (Tnat) and simulative perfor-
mance (Tsim) is calculated as
%E =
(
1− Tsim
Tnat
)
× 100. (3)
The percent errors between native and simulative performance are compared
to answer the following additional questions: (1) Which interface simulates
the application performance with a reduced %E for the same computing sys-
tem? (2) Which interface simulates the application performance with a min-
imum change in the %E in predicting the performance on the two machines
(miniHPC and Taurus)? The answers to these questions are essential to un-
derstand the accuracy of the simulation performance predictions on different
systems. These results will guide future decisions regarding which interface
to use for a given application and computing system and on the expected
accuracy of the simulation results.
5 Results of Executing PSIA using DLS
The results of native executions of the PSIA on the two considered HPC
systems, miniHPC and Taurus, are presented in this section. The simu-
lative executions results of the PSIA using the two simulation interfaces,
SG-MSG and SG-SD, are also illustrated and compared to the native exe-
cutions results. A discussion on the results of the comparisons between the
performance on the two HPC systems in native executions, the performance
obtained from simulative executions using SG-MSG and SG-SD, and the
percent error between the native and simulative executions is also included.
5.1 Native execution results
The results of the native execution of the PSIA on miniHPC and Taurus are
depicted in Figure 2. The results in Figure 2c and Figure 2f show that using
SS, GSS, and FAC achieved a balanced load execution on both systems. The
FSC failed to achieve a balanced execution on Taurus compared to the other
17
Simulative 
Simulative execution
miniHPC platform file Taurus platform file
PSIA represented in SG-MSGPSIA represented in SG-SD
SG-SD 
performance on 
miniHPC 
SG-MSG 
performance on 
miniHPC 
SG-SD 
performance on 
Taurus 
SG-MSG 
performance on 
Taurus 
Comparison of effect of 
application representation on 
simulation 
Comparison of 
native and simulative 
performance 
Native execution
miniHPC system Taurus system
PSIA
Performance on 
miniHPC
Performance on 
Taurus
Comparison of performance on 
different platforms 
Comparison perspective Native Legend:
Figure 1: Experimental verification and analysis methodology.
DLS techniques. This may be due to a suboptimal estimation of the schedul-
ing overhead, h, and the standard deviation of the loop iterations execution
times, σ, that are needed by the FSC to properly calculate the chunk sizes.
Even though SS, GSS, and FAC achieved a balanced load execution and very
small values of c.o.v., FAC outperformed all other scheduling techniques con-
sidered in this work. This is due to the better load balancing of FAC and its
lower scheduling overhead compared to SS and GSS.
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5.2 Simulative execution results
The results of the simulative executions with SG-MSG and SG-SD compared
to the median of the native execution on both, miniHPC and Taurus, are
shown in Figure 3. The results show that, in general, the simulative exe-
cution tends to underestimate the execution times. Both simulations using
SG-MSG and SG-SD captured the large value of the c.o.v. in the case of
FSC on Taurus, as can be seen in Figure 3f. The SG-MSG simulation tends
to overestimate the c.o.v. values, especially on miniHPC, whereas SG-SD
simulation underestimates the c.o.v. values in most cases. The results of
both simulation interfaces (SG-MSG and SG-SD) tend to underestimate the
execution time on Taurus for scheduling techniques that incur high overhead,
such as, SS, as the scheduling overhead is not fully captured by both simu-
lations. For example, SG-MSG only accounts for the messages to send the
chunk size whereas SG-SD considers the FLOP count of the chunk calcula-
tion and the messages to send the chunk size. The SG-MSG simulation tends
to overestimate the execution time on miniHPC in most cases, contrary to
the SG-SD simulation, which always underestimates the execution time on
miniHPC and on Taurus.
For the execution on miniHPC, both the SG-MSG and the SG-SD simu-
lations correctly predict that STATIC results in the worst performance and
that FAC outperforms all other techniques, similar to the native execution.
For the execution on Taurus, both simulators correctly predict that FAC
outperforms other loop scheduling techniques. Both simulations incorrectly
predict that the worst performance occurs with FSC, instead of STATIC as
the native execution.
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Table 3: The percent error %E between native and simulative parallel loop
execution times of the PSIA on miniHPC and Taurus. The %E is calculated
as Section 3.
Loop scheduling
technique
SG-MSG simulation of SG-SD simulation of
miniHPC Taurus miniHPC Taurus
STATIC 7.14% 8.03% 2.99% 4.14%
SS −2.89% 7.37% 2.05% 4.58%
FSC −3.83% 6.96% 0.95% 2.91%
GSS −2.21% 7.46% 2.16% 4.72%
FAC −3.93% 4.42% 1.04% 1.55%
Comparing the two simulative execution results obtained with SG-MSG
against results obtained with SG-SD from the perspective of the percent
errors calculated between the native and simulative parallel loop execution
times in Table 3, one can see that SG-MSG simulation tends to overestimate
the execution time on miniHPC and underestimate the execution time on
Taurus. Inspecting the percent errors in the case of the SG-SD execution,
one can see that it always underestimates the execution time on both HPC
systems. The median of the %E of the SG-MSG simulations is 2.89% com-
pared to 2.05% with the SG-SD simulation for the miniHPC execution. For
the execution on Taurus, the medians of the %E are 7.37% and 4.14% for
SG-MSG and SG-SD, respectively. These median %E values are considered
small, and the larger values of the %E can be decreased in the future through
a better representation of the scheduling overhead.
5.3 Discussion
The native and simulative experiments performed in this work and the anal-
ysis of their results have revealed certain key aspects.
First, the application representation and the platform representation in
simulation can not be decoupled. One needs to take into consideration how
the application characteristics specified in the simulation interact with the
represented computing platform. For example, the processor core speed is
measured as described in Section 4.1 to achieve more accurate simulation
results.
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Second, representing the computational effort in an application using
FLOP count was used as it represents the amount of work regardless of
the platform computing speed as opposed to time measurements. Also,
FLOP count can be accurately measured even at the fine-grained loop it-
erations. Measuring the execution times of loop iterations to represent the
computational effort in the loop iterations was also not very successful. The
time-based measurements could not capture the dynamic behavior of the ap-
plication and is affected by the measurement process. The results of simula-
tions performed using time-based measurements to represent the application
can be found online [30]. The time measurement is used at the gross grain of
the loop execution time to estimate the core speed as described in Section 4.1.
Third, the comparison between native and simulative execution results
confirms that a close agreement thereof is limited by the absence of modern
CPU and memory models. SimGrid uses a simple CPU model, where the
computation time is equal to the computational effort in a loop iteration
divided by the core speed [9]. The application and platform characteristics
need to be aligned with the simulator and the subsystems models it offers.
For example, to accurately predict the performance of a memory-bound ap-
plication, a simulator that offers a precise memory model, in addition to other
subsystems models, is required. Other simulators may provide more complex
models and more accurate results, however, they may not be adequate for
the purpose of studying scheduling techniques. Finally, the choice of the ap-
plication model representation in simulation (using data or task parallelism)
may affect the simulation results.
6 Conclusion and Future Work
In this work, a methodology is devised to answer the question of how realis-
tic are the simulations of executions of scientific applications using DLS on
HPC platforms, and involves the experimental verification and the perfor-
mance analysis of DLS in scientific applications. The answer to this question
helps to eliminate the uncertainty regarding the performance results obtained
via simulation. An approach is proposed to analyze the performance of an
application on different platforms. This work described how to extract the
application and the platform characteristics and how to represent them in
simulation. Furthermore, the experimental verification methodology of the
simulative execution of the application is explained. The proposed method-
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ology is employed for a computer vision application executing using four DLS
techniques on two different HPC platforms, both via native and simulative
(using two SimGrid interfaces) experiments. The evaluation and the anal-
ysis of the native and simulative results indicate that the accuracy of the
simulative experiments is strongly influenced by the values obtained by the
chosen approach used to extract the computational effort of the application
(FLOP- or time-based), the choice of application model representation into
simulation (data or task parallel), and the choice of HPC subsystem models
available in the simulator (multi-core CPUs, memory hierarchy, and network
topology). The minimum percent error achieved between native and simu-
lative experiments was 0.95%, while the maximum was 8.03% Further work
remains for arriving at an even closer agreement between the native and sim-
ulative results via more precise representation of the application and system
characteristics. The study of the effect of memory system on the performance
of scientific application would lead to a more accurate application represen-
tation, thus, closer simulative results to the native results. Furthermore, the
presented methodology can be employed for other computationally-intensive,
scientific applications using adaptive DLS techniques, with the goal to im-
prove their performance on real HPC systems by selecting via simulation the
best suited DLS.
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7 Reproduction of This Work
Reproducibility of the execution of scientific applications on parallel and dis-
tributed computing systems is of a growing interest, underlying the trustwor-
thiness of the experiments and the conclusions derived from experiments. In
the following subsections, it is described how the source codes were compiled
and how experiments were executed.
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7.1 Native experiments on miniHPC and Taurus
The native PSIA code was compiled with the Intel MPI compiler version
2017 update 1 with -O0 compiler optimization level flag. For each of the
loop scheduling techniques STATIC, SS, FSC, GSS, and FAC, 20 runs were
performed. Each run of the application was executed in a single job. Slurm
was used for job scheduling. The application was executed using 352 tasks
(processes) on 22 compute nodes, with 16 processes per node. The Slurm
exclusive flag was used to prevent the scheduler from assigning the same
nodes to other jobs simultaneously and avoid interference.
The Intel MPI I MPI ASYNC PROGRESS flag was set to speed up the execu-
tion of the one-sided communications. The “Tag Matching Interface (TMI)”
MPI fabrics library was used on the miniHPC as it provides improved per-
formance on the Intel Omni-Path interconnection fabric, whereas the “Direct
Access Programming Library (DAPL)” fabrics library was used on the Tau-
rus. The srun-command was used to launch the application processes on
the 22 nodes. Processes were pinned to cores from the two processor sockets
using scatter strategy to balance the load among the two sockets.
7.2 Simulative experiments using SG-MSG and
SG-SD
The SimGrid simulation framework version 3.16 was compiled using Intel
compiler 2017 update 1. The SG-MSG and SG-SD codes were compiled
using the Intel C compiler (icc) with -g -Wall compilation flags.
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